Worst-Case Bit Line Coupling Backgrounds for Open Defects in SRAM Cells
نویسندگان
چکیده
In this paper, we present an evaluation of the impact of bit line (BL) coupling on the faulty behavior of an SRAM cell in the presence of specific data in the neighborhood cells. In a nutshell, we tackle the following problem: given a defective SRAM cell with parasitic coupling effects, where the parasitic effect is capacitive, determine specifically the influential open defects, the impact of neighborhood coupling data on the faulty cell, all stressful coupling background data and thus, quantify the magnitude of the worst-case coupling background (WCB) against other stressful coupling background (CB) for each defect. Our results show that for a read 0 operation, CB 00 is the most stressful, while for a read 1 operation, the CB 11 is the most stressful. The exact amount of stress depends both on the location of the defect and the amount of BL coupling.
منابع مشابه
A Low Power SRAM Base on Novel Word-Line Decoding
This paper proposes a low power SRAM based on five transistor SRAM cell. Proposed SRAM uses novel word-line decoding such that, during read/write operation, only selected cell connected to bit-line whereas, in conventional SRAM (CV-SRAM), all cells in selected row connected to their bit-lines, which in turn develops differential voltages across all bit-lines, and this makes energy consumption o...
متن کاملpre-charged bit-lines to ground through the access transistors
This paper proposes a low power SRAM based on five transistor SRAM cell. Proposed SRAM uses novel word-line decoding such that, during read/write operation, only selected cell connected to bit-line whereas, in conventional SRAM (CV-SRAM), all cells in selected row connected to their bit-lines, which in turn develops differential voltages across all bit-lines, and this makes energy consumption o...
متن کاملA Sub-threshold 9T SRAM Cell with High Write and Read ability with Bit Interleaving Capability
This paper proposes a new sub-threshold low power 9T static random-access memory (SRAM) cell compatible with bit interleaving structure in which the effective sizing adjustment of access transistors in write mode is provided by isolating writing and reading paths. In the proposed cell, we consider a weak inverter to make better write mode operation. Moreover applying boosted word line feature ...
متن کاملDesign and Test of Embedded SRAMs
Embedded SRAMs can occupy the majority of the chip area in SoCs. The increased process spreads of modern scaled-down technologies and non-catastrophic defect-related sensitivity to environmental parameters can compromise the stability of SRAM cells, which is quantified by a low Static Noise Margin (SNM). A Stability Fault (SF) can present itself in a cell whose SNM is so small that it can accid...
متن کاملUltra-low-power SRAM design in high variability advanced CMOS
Embedded SRAMs are a critical component in modern digital systems, and their role is preferentially increasing. As a result, SRAMs strongly impact the overall power, performance, and area, and, in order to manage these severely constrained trade-offs, they must be specially designed for target applications. Highly energy-constrained systems (e.g. implantable biomedical devices, multimedia hands...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2009